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1 
 
Abstract—The second order generalized integrator (SOGI) has 
been widely used to implement grid synchronization for 
grid-connected inverters, and from grid voltages it is able to 
extract the fundamental components with an output of two 
orthogonal sinusoidal signals. However, if there is a dc offset 
existing in the grid voltages, the general SOGI’s performance 
suffers from its generated dc effect in the lagging sine signal at the 
output. Therefore, in this paper, a mixed second- and third-order 
generalized integrator (MSTOGI) is proposed to eliminate this 
effect caused by the dc offset of grid voltages. A detailed theoretical 
analysis on the proposed MSTOGI is presented to reveal the 
mechanism of eliminating the dc offset. After that, the MSTOGI is 
applied to a phase-locked loop (PLL) and thereby establish an 
MSTOGI-PLL which is more adaptable to various grid conditions 
and power quality. Moreover, a frequency-adaptive control 
scheme is added to the proposed MSTOGI-PLL to eliminate the 
phase difference between the PLL output and the grid in 
grid-connected applications where the grid frequency may vary. 
Finally, the experimental results from a laboratory prototype are 
given to demonstrate and verify the effectiveness of the proposed 
MSTOGI-PLL in terms of steady-state performance, dynamic 
response and frequency adaptability. 
 
Index Terms—Third-order generalized integrator (TOGI), 
phase-locked loop (PLL), synchronization, non-ideal grid. 
 
I. INTRODUCTION 
RID synchronization plays a vital role in grid-connected 
inverters, and is usually implemented by phase-locked 
loops (PLLs) [1]-[2]. An accurate PLL result cannot only 
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reduce total harmonic distortion (THD) but also improve 
waveform quality of grid currents, and thereby ensure the grid 
currents are in phase with the grid voltages which enhances 
stability of grid-connected systems. However, the PLL 
performance suffers from major power quality issues in the 
grid-connected system such as voltage waveform distortions, 
harmonics, voltage frequency variations etc. Therefore, the 
implementation of accurate phase locking under non-ideal grid 
voltage conditions has become a research hotspot in recent 
years [3]-[5]. 
A synchronous reference frame phase-locked loop 
(SRF-PLL) [6]-[7] has been widely used in grid-connected 
systems due to its simple structure, fast dynamic response and 
easy software implementation. However, if grid voltages are in 
the presence of imbalance or harmonics, the result of SRF-PLL 
will produce errors, and thereby cannot accurately track the 
fundamental positive sequence component of the grid voltages, 
and even affects the stability of grid-connected systems. In 
order to overcome this drawback of SRF-PLL under non-ideal 
grid voltage conditions, a double decoupled synchronous 
reference frame phase-locked loop (DDSRF-PLL) has been 
proposed and studied in [8]-[9]. The DDSRF-PLL can extract 
positive and negative sequence components from grid voltages, 
and thereby obtain better results of PLL by using a decoupling 
network to eliminate oscillation. However, the low-pass filters 
(LPFs) employed in the DDSRF-PLL introduces a time delay 
which slows dynamic response [10]; moreover, the control 
algorithm is rather complex to implement. Compared with the 
DDSRF-PLL, the second-order generalized integrator 
phase-locked loop (SOGI-PLL) [11] not only has a simpler 
structure but also can effectively achieve accurate phase 
locking even under non-ideal grid voltage conditions and at the 
same time eliminate the delay introduced by LPFs in the 
DDSRF-PLL. Due to its superior performance, the SOGI-PLL 
has been investigated very extensively nowadays. In a 
single-phase or three-phase system, a single SOGI-PLL 
(SSOGI-PLL) [12] or dual SOGI-PLL (DSOGI-PLL) [13] is 
usually used to synchronize with the grid, respectively. When 
grid voltages contain a dc offset, however, the SSOGI and 
DSOGI will generate an error in the extraction of the 
fundamental components of the grid voltages leading to an 
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2 
inaccurate PLL result. 
To eliminate the influence of the dc offset on PLL, a LPF is 
added to the subtraction branch of the input signal and the 
orthogonal output signal of the SOGI in [14]. However, how 
the cut-off frequency of the LPF is selected is not clearly 
described. An additional branch to eliminate dc offset is added 
for the SRF-PLL in [15], specifically, the dc offset of the d-axis 
from the grid voltages is estimated by using the integral 
operation, and then the dc offset is eliminated by using the 
proportional-integral (PI) controller. However, if this method is 
applied to the SOGI-PLL, it can only ensure that the 
phase-locked result is not affected by the dc offset, and the 
orthogonal output signal of the SOGI still exists the dc offset. 
The linear Kalman filter technique is employed to eliminate dc 
offset in [16]. However, the algorithm of the technique is rather 
complex resulting in a large amount of digital discretization, 
which is not conducive to digital control implementation. Two 
SOGI blocks are connected in series to form a cascaded 
generalized integrator PLL (CGI-PLL) in [17], which also is 
able to eliminate the dc offset in the input signal. Compared 
with [16], the CGI-PLL is easier to implement. Since the both 
transfer functions of CGI are fourth-order functions, the 
discretized digital control implementation is slightly more 
complex than the phase-locked method proposed in this paper. 
A notch filter branch is added to eliminate dc offset in the 
general SOGI in [18], but at the same time, a new parameter is 
introduced into the SOGI, which needs to consider the effects 
of the original parameter and the new parameter on the 
phase-locked system increasing the selection difficulty of the 
SOGI parameters.  
In this paper, a mixed second- and third-order generalized 
integrator phase-locked loop (MSTOGI-PLL) is proposed by 
adding an extra branch to eliminate the dc offset of input signals 
in the general SOGI, thus, to establish a third-order generalized 
integrator (TOGI). The proposed MSTOGI-PLL, unlike [18], 
does not introduce a new parameter, and can accurately lock the 
phase under the non-ideal grid voltage conditions, such as 
imbalance, including dc offsets and harmonics. Moreover, if 
there is no a frequency-adaptive function for the MSTOGI-PLL, 
grid frequency variations within a certain range e.g., 50±0.5Hz 
can lead to a phase difference, resulting in that the PLL output 
will lead or lag to the grid voltages. To overcome this drawback, 
the PLL output is fed back to the MSTOGI, so that the overall 
MSTOGI-PLL can realize frequency adaptability against the 
phase difference between the PLL output and the grid [19], [20], 
and thereby accurately track the grid voltages under frequency 
variations.  
This paper is organized as follows. After this introduction 
and in Section II, the general SOGI is presented and from a 
detailed theoretical analysis, its drawback is discussed, so that 
the MSTOGI is proposed accordingly, followed by the 
mechanism of the proposed MSTOGI to eliminate dc offsets in 
Section III. Then, the principle of applying the MSTOGI to the 
PLL with an additional frequency-adaptive capability is given. 
Finally, comprehensive experimental results of steady-state, 
dynamic and frequency-adaptive operations with the grid 
voltages having imbalance, dc offsets, harmonics, a step-up, a 
phase jump and frequency variations are presented in Section V, 
to verify the validity and feasibility of the proposed 
MSTOGI-PLL method in the grid-connected systems. 
II. ANALYSIS OF THE PROPOSED MSTOGI 
A. Analysis of the general SOGI 
A general SOGI structure is shown in Fig. 1, where u, ε and k 
represent the input signal, the error signal and the damping 
factor respectively. If the resonant frequency of the SOGI ωo 
equals the frequency of the input signal ωs, two orthogonal 
output signals i.e. u1 and u2 are with the same amplitude but a 
90° phase shift; furthermore, u1 and u have the same amplitude 
and phase. 
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Fig. 1.  Block diagram of a general SOGI structure. 
 
The closed-loop transfer functions of the general SOGI are 
described in (1) and (2). 
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The quality factor of the transfer function G1(s) obtained by 
(1) can be expressed as 
 
1
Q
k
 . (3) 
The Bode plots of G1(s) and G2(s) with different values of k 
are illustrated in Figs. 2(a) and 2(b), respectively, where the 
resonant frequency ωo=2π·50 rad/s. It can be clearly seen from 
Fig. 2(a) that G1(s) is a second-order band-pass filter (BPF) 
with a unity gain and zero phase shift at the resonant frequency 
ωo. The damping factor k determines the bandwidth of G1(s), 
and the lower value of k, the better filtering effect of G1(s), but 
the stronger dependence on the resonant frequency ωo. 
Moreover, the output signal u1 will produce a large amplitude 
attenuation and a phase difference when the resonant frequency 
ωo is not equal to the input frequency ωs.  
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(b) 
Fig. 2.  Bode plots of G1(s) and G2(s) with different values of k. (a) Bode plot of 
G1(s). (b) Bode plot of G2(s). 
 
From Fig. 2(b), G2(s) is a second-order LPF with a unity gain 
and 90
°
 phase shift at the resonant frequency ωo. k determines 
the static gain of G2(s), which means that the lower value of k, 
the better filtering effect of G2(s), but the longer dynamic 
response time. Therefore, a trade-off should be considered 
when choose the value k, and the choice of k will be discussed 
in Section III. 
B. The proposed MSTOGI 
Due to G1(s)’s band-pass filtering feature, a dc offset, if any, 
of input signal is eliminated by G1(s), which means that the 
signal u1 does not contain any dc offset. From the SOGI 
structure perspective, u1 removes the dc offset through a 
negative feedback branch to the input signal u as shown in Fig. 
1. Since G2(s) is a LPF, once u contains any dc offset, u2 will 
produce a dc offset with the gain of k, that results in an error in 
the amplitude detection of u and also affects the follow-up PLL 
on grid voltages. Therefore, a third-order generalized integrator 
(TOGI) is proposed by adding a branch to eliminate the dc 
offset as shown in the dashed box in Fig. 3. From Fig. 3, the 
so-called MSTOGI which combines both the general SOGI and 
the new TOGI can be established.  
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Fig. 3.  Block diagram of the MSTOGI structure. 
 
In the MSTOGI structure, the transfer functions of u1(s) to 
u(s) and u2(s) to u(s) are G1(s) and G2(s), respectively, as given 
in (1) and (2). The transfer function G3(s) of u3(s) to u(s) can be 
expressed in (4). 
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From (4) it can be seen that G3(s) is a third-order transfer 
function; then, the bode plot of G3(s) is shown in Fig. 4 with 
different values of k. 
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Fig. 4.  Bode plot of G3(s) with different k values. 
 
From Fig. 4, G3(s) is a notch filter with a band stop centered 
at ωo, and the gain of G3(s) at ωo is equal to zero. Although 
intuitively G3(s) can only provide a very limited attenuation on 
dc offset, but it is able to make u3 not contain any component or 
effect from ωo of the input signal even if the input signal 
contains ωo component. It is because that the magnitude (dB) of 
G3(s) at ωo is negative infinity, and thus the component is 
blocked. This feature of G3(s) can be used to eliminate the dc 
offset in the input signal. Therefore, it is necessary to 
comprehensively analyze the mechanism of eliminating dc 
offset by the proposed MSTOGI.  
III. DC OFFSET ELIMINATION MECHANISM 
In the steady state, let’s assume the input signal u(t) is a sine 
wave with a dc offset. 
 dc m s s( ) sin( )u t U U t     (5) 
where Udc is the dc offset, Um is the sine wave amplitude, ωs is 
the grid frequency, and φs is the phase jump angle, when φs = 0 
or φs ≠ 0, this represents that the input signal u(t) is in the 
absence or presence of a phase jump. 
In s-domain, u(s) can be expressed by (6). 
 dc m s s s
2 2
s
( cos sin )
( )
U U s
u s
s s
  
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
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
. (6) 
Therefore, u1(s) can be derived from (1) and (6). 
o dc s s s
1 m2 2 2 2
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u s U
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. (7) 
Applying the inverse Laplace transform to (7), the 
steady-state output of u1(t) can be obtained as [21]: 
 1 m s s( ) sin( )u t mU t       (8) 
 o s
2 2 2 2 2 2
o s o s( )
k
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k
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2 2
o s
o s
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k
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
 

  (10) 
It can be seen from (8) clearly that u1∞(t) is a sine wave 
whose amplitude is determined by the attenuation factor m and 
the phase shift is determined by the angle φ. The analysis of m 
and φ will be given afterwards. 
Similarly, the steady-state output of u2(t) can be obtained, 
 o2 dc m s s
s
( ) cos( )u t kU m U t

  

     . (11) 
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4 
From (11), u2∞(t) always contains the dc offset of kUdc; thus, 
it implies that the general SOGI is not able to eliminate the dc 
offset completely. Meanwhile, u2∞(t) contains a cosine 
component whose amplitude is determined by m, ωo and ωs, 
and its phase is 90° lagging behind u1. 
The steady-state output of u3(t) can be obtained in (12). 
2
3 dc o m s s c2 2
o s
1
( ) cos( )
m
u t kU k U t    
 


    

. (12) 
where φc = arctan(ωs/ωo). 
From (12), it can be seen that u3∞(t) contains the same dc 
offset kUdc as u2∞(t). The further analysis of the coefficients m 
and φ in (9) and (10) based on ωo and ωs is carried out and the 
amplitude and phase of the output signals u1(t), u2(t) and u3(t) 
with respect to the input signal u(t) are expressed by (13) and 
(14), respectively. 
 o s
o s
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    (14) 
If ωo ≠ ωs, the parameter m can provide attenuation on the 
amplitude of u1(t), u2(t) and u3(t); on the other hand, the 
parameter φ can introduce a phase shift. 
However, if ωo = ωs, (8), (11) and (12) can be rewritten as 
 
o s1 m s s
( ) sin( )u t U t       . (15) 
 
o s2 dc m s s
( ) cos( )u t kU U t        . (16) 
 
o s3 dc
( )u t kU    . (17) 
Obviously, u1∞(t) is an ac signal without any dc offset, and its 
ac part is the same as that of the input signal u(t). u2∞(t) contains 
the dc offset of kUdc, and its ac part is a cosine wave with the 
same amplitude and frequency as the input signal. u3∞(t) only 
contains the dc offset kUdc. Furthermore, if the phase jump 
angle φs ≠ 0, u1∞(t) and u2∞(t) will also have a same phase jump 
angle φs as the input signal, and closely follow the phase change 
of the input signal u(t). 
Therefore, as shown in Fig. 5 these three output signals of the 
MSTOGI can be reconstructed to have dc offset elimination 
capability. 
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Fig. 5.  Block diagram of reconfigured MSTOGI structure.  
 
The orthogonal output signals of the reconfigured MSTOGI 
can be expressed as 
 M 1
M 2 3
u u
qu u u


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. (18) 
The transfer function from u(s) to uM(s) is G1(s), as shown in 
(1). G4(s), the transfer function from u(s) to quM(s), can be 
expressed as 
 o oM4 2 2
o o o
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( ) ( )( )
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. (19) 
The Bode plots of G4(s) with different values of k are plotted 
in Fig. 6. Apparently, G4(s) is a BPF with a unity gain and 90
°
 
phase shift at the resonant frequency ωo, which has the similar 
amplitude-frequency characteristic as G1(s). Moreover, G4(s) 
has a large attenuation in both low and high frequency bands, 
which can effectively eliminate the dc offset and 
high-frequency harmonics existing in the input signal. 
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Fig. 6.  Bode plot of G4(s) with different k values. 
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(b) 
Fig. 7.  Pole-zero maps of the MSTOGI with different k values. (a) Pole-zero 
map of G1(s). (b) Pole-zero map of G4(s).  
 
Fig 7 shows the pole-zero maps of the MSTOGI with 
different k values. It can be observed that all the poles are in the 
left half-plane, indicating that the system stability can be 
guaranteed. It can be clearly seen from Fig. 7(a) that the 
complex-conjugated poles of G1(s) move far away the 
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imaginary axis and close to the real axis by increasing k from 
0.2 to 2, indicating that the greater the damping factor k is, the 
better stability and faster dynamic response but the worse 
filtering performance will be. However, after k = 2, all the poles 
of G1(s) are on the real axis, and these poles are split into two 
parts. One part moves far away from the imaginary axis. And 
the other moves toward the imaginary axis, becoming the 
dominant poles, indicating that the stability and dynamic 
response will be deteriorated.  
The analysis of Fig. 7(b) is similar as that of Fig. 7(a). The 
difference is that there is a pair of symmetric pole and zero 
(+314 and -314) in Fig. 7(b), which will not affect the 
amplitude-frequency characteristics of G4(s), but affects the 
phase-frequency characteristics of G4(s). Therefore, G4(s) has 
the similar amplitude-frequency and different phase-frequency 
characteristics as G1(s). Based on the analysis of the 
MSTOGI’s bode plots and pole-zero maps, considering the 
tradeoff between the transient response speed and filtering 
performance, the parameter of k is chosen as 2 , which is also 
consistent with the requirement of the filter quality factor of 
G1(s) i.e. Q = 0.707. 
In summary, the proposed MSTOGI can adapt to a variety of 
non-ideal grid conditions to accurately extract the fundamental 
component of grid voltages through the above theoretical 
analysis. 
IV. FREQUENCY-ADAPTIVE PLL 
From (13), (14), Fig. 2(a) and Fig. 6, uM which equals to u1 
has different outputs depending on ωs and ωo: (a) when ωs is 
less than ωo, uM leads the input u by a phase angle with an 
attenuated amplitude; (b) when ωs is equal to ωo, uM is 
synchronized with u and has the same amplitude; (c) when ωs is 
greater than ωo, uM lags u by a phase angle with an attenuated 
amplitude. Similarly, when ωs is not equal to ωo, quM also has 
the same phenomenon of phase leading or lagging and 
amplitude attenuation. It can conclude that only when ωo=ωs, 
the output signals of the MSTOGI, uM and quM have no 
amplitude attenuation or a positive or negative phase difference. 
In other words, the MSTOGI must always operate at the input 
signal frequency ωs in order to guarantee phase locking 
accurately. Therefore, in this paper, the output of PLL is fed 
back to the MSTOGI to make the system frequency-adaptive 
against frequency variations.  
The block diagram of the proposed MSTOGI-PLL structure 
is shown in Fig. 8. Firstly, the three-phase voltages uabc are 
translated from the abc-frame to the αβ-frame by applying the 
Clark transform to obtain uα and uβ. Then, input uα and uβ into 
the dual MSTOGIs, and thereby the orthogonal signals uα, and 
uβ, uMβ and quMβ can be generated. These signals as inputs are 
added to the fundamental positive sequence calculator (FPSC) 
to extract the fundamental positive sequence components u
+ 
α  
and u
+ 
β . Finally, u
+ 
α  and u
+ 
β  are translated to the dq-frame by 
using the Park transform and an embedded SRF-PLL as shown 
in the dashed box is employed to synchronize with the grid. 
In Fig. 8, ωs is fed back to the MSTOGI to make the system 
frequency-adaptive. The purpose of adding ωc is to speed up the 
adjustment speed of the PLL; otherwise to achieve the same 
adjustment speed, must increase the bandwidth of the PLL’s PI 
controller that will cause larger overshoot of ωo and even lead 
to the system instability. 
uabc
+
-+
+
αu

βu

du

c 100π 
s
 +
+
 
ParkMSTOGI
MSTOGI
quMα
uMα
uMβ
quMβ
qu

PI
   1
 —
   s
2π
0
uα
uβ
FPSC
s
s
Clark
SRF-PLL
1/2
1/2
 
Fig. 8.  Block diagram of the MSTOGI-PLL structure with the 
frequency-adaptive feature.  
 
Since the orthogonal signals uα, uβ, uMβ and quMβ generated 
by the MSTOGIs are the fundamental components of the grid 
voltages, to extract the fundamental positive sequence 
components, the following expression on the αβ-frame can be 
obtained by using the symmetrical components method in [22]. 
 
+
α α
+
ββ
11
12
u uq
uqu
    
    
      
. (20) 
where π 2jq e  is a phase-shift operator to obtain the 
quadrature-phase signal from the original in-phase signals. 
The signals uα, uβ, uMβ and quMβ just satisfy the requirement 
for (20), where the MSTOGI plays a role in filtering out the dc 
component and harmonics of the four signals. The 
transformation of (20) is implemented in the FPSC (see the 
dash-dotted box in Fig. 7) of the MSTOGI-PLL. 
According to (20), the FPSC in the MSTOGI-PLL can be 
expressed as 
  α Mα Mβ 2u u qu   . (21) 
  β Mα Mβ 2u qu u   . (22) 
The value of k affects not only the filtering effect and 
dynamic performance of the MSTOGI, but also the bandwidth 
of the embedded SRF-PLL, which directly relates to the choice 
of the PI controller parameters in the Fig. 8. To satisfy the 
stability and also optimize the settling time in the amplitude, 
frequency and phase step changes for the MSTOGI-PLL, the PI 
controller parameters of the embedded SRF-PLL need to be 
matched with the k, and the relationship between them can be 
found in [23]. Note that the lowest harmonic of the input signal 
disturbances is the third-order harmonic (3ωs) in [23]. For the 
three-phase three-wire system, in this paper, the considered 
lowest harmonic is the fifth-order harmonic (5ωs). 
Besides, the dynamic performance of the MSTOGI-PLL is 
proportional to its bandwidth. To achieve a faster transient 
response, the bandwidth should be chosen as high as possible. 
However, the higher the bandwidth is, the weaker the ability of 
the MSTOGI-PLL to suppress low-harmonics will be. 
Considering the influence of the fifth-order harmonic in the 
three-phase input voltages on the MSTOGI-PLL, thus, the 
bandwidth of the embedded SRF-PLL is set to 2π50 rad/s (as 
shown in [24]), and the PI controller parameters are: kp= 314.16 
and ki = 9763. 
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V. EXPERIMENT AND ANALYSIS 
A laboratory prototype is built to implement the comparative 
experiments among the general SOGI-, MSTOGI- and SRF-PLL, 
as shown in Fig. 9. It mainly includes five parts: (a) digital signal 
processor (DSP) TMS320F28335, analog-to-digital converter 
(ADC) and digital-to-analog converter (DAC); (b) 15V dc 
auxiliary power supply; (c) ac source (Chroma-61704); (d) 
oscilloscope; (f) three voltage sensors which convert the high 
voltages of the ac source to low voltages.  
 
Dc auxiliary 
power suplly
 DSP, ADC, 
DAC board
Voltage sensors
Ac source
Oscilloscope
 
Fig. 9.  The laboratory prototype of the general SOGI-, MSTOGI- and 
SRF-PLL. 
A. Steady-State Performance 
The experiment is carried out in three cases: 
Case I: unbalanced grid voltages: phase A has the rated 
voltage, the voltage of phase B increases by 15%, and the 
voltage of phase C decreases by 15%; 
Case II: grid voltages with a dc offset: phase A is shifted up 
by 0.7V;  
Case III: grid voltages with low-order harmonics: the 
harmonic contents of each phase are shown in Table I. 
TABLE I 
LOW-ORDER HARMONIC RATIO OF GRID VOLTAGES 
Low-order Harmonic Ratio (%) 
THD (%) 
5th 7th 11th 13th 
5% 5% 5% 5% 10% 
 
The experimental results of Case I, II and III are shown in 
Fig. 10. The three-phase grid voltages are measured by voltage 
sensors and then send the sensed analog signals to the DSP 
through its internal ADC. After the DSP operation, the output 
signals of the SOGI-PLL and the MSTOGI-PLL, u
+ 
α , u
+ 
β and θ
+
 
are obtained by an external DAC. 
 
u
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Fig. 10.  Input signals of three-phase grid voltages. (a) Unbalanced grid 
voltages. (b) Grid voltages with a dc offset. (c) Grid voltages with low-order 
harmonics. 
 
Fig. 11 shows the comparative experimental results of the 
SOGI- and the MSTOGI-PLL in Case I. The experimental 
results of the SOGI-PLL are consistent with the MSTOGI-PLL: 
u
+ 
α  and u
+ 
β  are a pure sine and cosine waves, respectively. 
Meanwhile, the phase angle θ+ is not affected by the 
unbalanced grid voltages, and is able to accurately track the 
fundamental positive sequence component of the grid voltages. 
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Fig. 11.  Experimental results of SOGI- and MSTOGI-PLL in case I. (a) 
General SOGI output results. (b) General SOGI-PLL output result. (c) 
MSTOGI output results. (d) MSTOGI-PLL output result.  
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Fig. 12.  Experimental results of SOGI- and MSTOGI-PLL in Case II. (a) 
General SOGI output results. (b) General SOGI-PLL output result. (c) 
MSTOGI output results. (d) MSTOGI-PLL output result. 
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Fig. 12 shows the comparative experiments of SOGI- and 
MSTOGI-PLL in Case II. u
+ 
β of the SOGI is shifted up due to the 
added dc offset, which means that u
+ 
α  and u
+ 
β are unbalanced, 
which results in the q-axis component u
+ 
q  after the Park 
transform must be oscillating, and the SOGI-PLL output θ+ 
exists an error. In contrast, the MSTOGI is able to completely 
eliminate the dc offset; thus, its phase locking performance is 
not affected. 
Fig. 13 shows the comparative experiments of the SOGI- and 
MSTOGI-PLL in Case III. It can be clearly seen from Fig. 2 
and Fig. 6 that the SOGI/MSTOGI has the different attenuation 
for harmonic sequences, that is, the attenuation of the 
SOGI/MSTOGI to low-order harmonics is less than that of 
high-order harmonics, resulting in a little distortion in u
+ 
α  and u
+ 
β . 
Meanwhile, since the bandwidth of the embedded SRF-PLL is 
selected to be 50Hz in this paper, this will further guarantee the 
accuracy of the PLL output θ+. Therefore, both the general 
SOGI-PLL and the proposed MSTOGI-PLL have the ability to 
suppress the low-order harmonics. 
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Fig. 13.  Experimental results of SOGI- and MSTOGI-PLL in case III. (a) 
General SOGI output results. (b) General SOGI-PLL output result. (c) 
MSTOGI output results. (d) MSTOGI-PLL output result. 
 
Based on the steady-state experimental results above, it can 
be verified that the MSTOGI has the greater adaptability to the 
non-ideal grid voltages, and its output results are not affected 
by grid voltage imbalance, dc offset or low-order harmonics. 
B. Dynamic Performance 
This section compares the phase locking accuracy and speed 
of the SRF- and MSTOGI-PLL from a grid voltage step-up and 
discusses the impact in terms of a phase jump of -30° in the grid 
voltages on the MSTOGI-PLL.  
The SRF-PLL structure can be obtained by the following 
changes in Fig. 7: the two MSTOGIs and FPSC are removed, 
and then uα and uβ are directly input into the Park transform. 
Fig. 14 shows the comparative experiments of dynamic 
performance for SRF- and MSTOGI-PLL with a grid voltage 
step-up. In Fig. 14(a), the grid voltages step up from zero at t0, 
the SRF-PLL output i.e. the phase angle θ+ reacts 
instantaneously at t0. However, during the interval of t0~t1 
(5.6ms), the phase angle θ+ produces an error, resulting in θ+ 
increases nonlinearly with an upward bulge. Also, θ+ lags to 
phase A, leading to inaccurate grid voltage tracking.  
In Fig. 14(b), after the grid voltages step up, at the beginning 
the MSTOGI-PLL has no phase output during the interval of 
t0~t2 (0.5ms), and it starts to output the angle θ
+
 at t2 with an 
error (the rising slope is steeper). However, the grid voltages 
can be accurately tracked after 1.3ms (t2~t3) which is 
significantly less than 5.6ms of the SRF-PLL. 
 
t1
ua ub uc
θ+
t0
 
(a) 
t3
t2 ua ub uc
θ+
t0
 
(b) 
Fig. 14.  Experimental results of dynamic performance with the grid voltage 
step-up. (a) Dynamic performance of the SRF-PLL. (b) Dynamic performance 
of the MSTOGI-PLL. (Time: 4 ms/div) 
 
From the above dynamic experimental results, it can be 
verified that the establishment time of the MSTOGI-PLL 
output is slightly slower than that of SRF-PLL, but the dynamic 
response time of the phase locking in terms of accuracy for the 
MSTOGI-PLL is obviously better than that of SRF-PLL.  
 
10mst4 t5
ua α
u
θ+
βu

 
Fig. 15.  Experimental results of dynamic performance with a phase jump of 
-30° in the grid voltages. (Time: 10 ms/div) 
 
Fig. 15 shows the dynamic performance of the 
MSTOGI-PLL with a phase jump of -30° in the grid voltages. 
ua occurs with a phase jump of -30° at t4, resulting in that u
+ 
α , u
+ 
β  
and θ+ cannot accurately track ua. During the interval of the 
transition time (t4~t5), the amplitude of u
+ 
α  and u
+ 
β  decreases, and 
the phase of u
+ 
α  leads the input ua by a phase angle. With the 
gradual adjustment of MSTOGI-PLL to u
+ 
α , u
+ 
β  and θ
+
, they can 
completely track ua at t5 (the system reaches a steady state), 
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which is consistent with the theoretical analysis in Section III. 
The transition time of the MSTOGI-PLL is 10ms with a phase 
jump of -30°. It can be proved by the Fig. 15 that the phase 
jump has the impact on the MSTOGI-PLL in transient state and 
no impact on the MSTOGI-PLL in steady state. 
C. Frequency-Adaptive Performance 
Based on the theoretical analysis in Section Ⅳ, when the 
resonant frequency of the MSTOGI is fixed at 50Hz and if the 
grid frequency is less than 50Hz, the angle θ+ will lead the grid 
voltages, and if the grid frequency is greater than 50Hz, the 
angle θ+ lags the grid voltages. 
Fig. 16 shows the experiments of the grid frequency at 45Hz 
and 55Hz without the added frequency-adaptive feature for the 
MSTOGI-PLL. 
 
ua θ+
 
(a) 
ua θ+
 
(b) 
Fig. 16.  Experimental results of the MSTOGI-PLL without the 
frequency-adaptive feature. (a) Grid frequency 45Hz. (b) Grid frequency 55Hz. 
(Time: 4 ms/div) 
 
According to (14), Fig. 16(a) and (b), the theoretical and 
actual values of phase relation between the output θ+ of 
MSTOGI-PLL and the phase A of grid voltages ua can be 
obtained in Table II, where the symbols “+” and “-” indicate 
that θ+ leads or lags to ua , respectively. Table II shows that the 
actual values match the theoretical values.  
 
TABLE II 
THEORETICAL AND ACTUAL VALUES OF PHASE RELATION BETWEEN θ+ AND ua 
Frequency Theoretical values Actual values 
45Hz +16.62° +16.20° 
55Hz -15.11° -15.84° 
 
Fig. 17 shows the experiments of the grid frequency at the 
frequencies of 45Hz and 55Hz with the frequency-adaptive 
feature given in Fig. 8. Experimental results show that the 
MSTOGI-PLL can accurately track the grid voltages even with 
large frequency variations. 
ua θ+
 
(a) 
ua θ+
 
(b) 
Fig. 17.  Experimental results of MSTOGI-PLL with frequency-adaptive. (a) 
Grid frequency 45Hz. (b) Grid frequency 55Hz. (Time: 4 ms/div) 
 
In summary, from the above experimental results it can be 
verified that the proposed MSTOGI method not only has the 
superior adaptability to non-ideal grid voltage conditions but 
also can achieve fast dynamic response. 
VI. CONCLUSION 
Due to the fact that the general SOGI cannot eliminate the 
effect caused by grid voltage dc offset, this paper proposed a 
new MSTOGI method by combining second- and third-order 
generalized integrator. Firstly, the transfer functions of the 
MSTOGI have been analyzed to reveal the mechanism of dc 
offset eliminating. Then, the result of the PLL is fed back to the 
MSTOGI in order to compensate for a leading or lagging phase 
difference due to the grid frequency deviation, so that the entire 
MSTOGI-PLL has the frequency adaptability against the phase 
difference between the phase-locked output and the grid. 
Finally, experiments have been carried output to analyze and 
compare the SRF-PLL and the proposed MSTOGI-PLL in 
terms of steady-state characteristics and dynamic responses. It 
is verified that the MSTOGI-PLL has superior performance to 
achieve phase locking precisely and fast. Moreover, the 
MSTOGI-PLL is simple and easy to implement, which makes it 
a favorable PLL method candidate in practice. 
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